



+






+

+



PRIOR ART FIG. 3

+



MORE BUFFERS =

MORE STEPS PER PASS +

FEWER PASSES

MORE STEPS PER PASS +

FEWER PASSES

460	470	
ACTIVE CIRCUIT	ACTIVITY	
462—REGISTERS 464—REGISTERS 466—SHADER 468—REGISTERS 472—REGISTERS 474—REGISTERS 476—SHADER 478—REGISTERS	READ R1 READ R2 MULTIPLY R1 & R2 WRITE R1 • R2 INTO RØ READ RØ READ RI ADD RØ & R1 WRITE RØ + R1 INTO R1	
482—SHADER	WRITE RØ AND R1 INTO BUFFERS	

FIG. 4

510 - MULTI RØ, R1, R2

520 - PST RØ, #ZL

530 - ADD RØ, R3, R4


540 - PLD R1, #ZH

550—PLD RØ, *id INDIRECT (FIXED)

552 PLD RØ, @ R1 IDENTIFICATION (MOVABLE)

554 — PLD RØ, * address DIRECT REFERENCE

556—PLD RØ, @ R1 ADDRESS



610 IF (ZL < Z AND Z < ZH) SET ZH = Z

FIG. 6

